Job DescriptionKey Responsibilities
N
n
- Solid experiencein CPU Core RTL Design: Single-thread / Multi-thread, In-order / Limited Out-of-Order pipelines
N
- Must have completed at least one full CPU core development cycle
N
- Experience in real-time/high-performance cores (e.G., ARM Cortex-R52 or equivalent)
N
- Hands-on in RTL coding (Verilog/SystemVerilog), Timing analysis & closure, Power analysis & optimization
N
- Good understanding of: CPU pipeline and Performance, PPA trade-offs
N
- Ability to debug and fix timing/power issues and collaborate with PD/Verification teams
N
nInterested can share cv to Karthick.
[email protected]
📌 Cpu-Rtl Design Engineer (Karnataka)
🏢 smartsoc solutions
📍 Karnataka