nWe are looking for a Senior Staff DFT Engineer with deep hands-on expertise in DFT architecture, implementation, ATPG and silicon bring-up for complex SoC designs.
NKey Responsibilities
n
N
Own DFT architecture and methodology for complex SoC/full-chip designs.
N
Drive Scan insertion, ATPG, MBIST, JTAG and test compression implementation.
N
Develop and validate DFT specifications, test modes and coverage targets.
N
Drive ATPG pattern generation, coverage analysis and fault debug.
N
Analyze and resolve DFTtiming, test power, coverage and physical implementation issues.
N
Collaborate with RTL, Physical Design, STA, Verification and Silicon teams through tapeout and bring-up.
N
Develop DFT flows and automation using Tcl/Python/Perl.
N
nCore Technical Skills
N
n
Solid expertise in Scan, ATPG, MBIST, JTAG, EDT/Test Compression.
N
Hands-on experience with Synopsys DFTMAX/TestMAX, TetraMAX or Siemens Tessent.
N
Deep understanding of stuck-at, transition, path-delay and memory fault models.
N
Robust knowledge of DFTarchitecture, testability, coverage and test modes.
N
Experience with advanced-node SoCs and full-chip DFT signoff.
N
Robust scripting, debugging and cross-functional technical leadership.
N
nIdeal Candidate: A deeply hands-on DFT technical leader capable of owning SoC DFT from architecture through implementation, signoff and silicon bring-up.