Static Timing Analysis (STA) Engineer /n /n Experience: 3 to 6 years of experience in STA. /n Location :
Bangalore /n /n Job Summary /n The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and physical design teams to achieve the target operating frequency and performance metrics. /n /n Key Responsibilities /n /n
Timing Sign-off and Analysis

/n
Timing Closure Ownership: Drive all aspects of timing closure from pre-layout to post-layout for blocks, sub-systems, and/or the full chip.

/n
Constraint Management: Develop, validate, and maintain Synopsys Design Constraints (SDC) and timing constraints for all functional and test modes (e.g., Scan, MBIST).

/n
MMMC Analysis: Perform comprehensive timing analysis across multiple operating corners (Process, Voltage, Temperature - PVT) and various modes (Multi-Mode Multi-Corner).

/n
Critical Path Identification:



Analyze timing reports to identify and debug critical paths and resolve all Setup and Hold violations.

/n
Signal Integrity (SI) & Noise: Incorporate advanced timing effects such as on-chip variation (OCV), signal integrity (crosstalk), and voltage drop (IR-drop aware STA) into the sign-off process.

/n /n /n Methodology and Flow /n /n
Develop, maintain, and enhance STA flows and methodologies to improve efficiency, robustness, and reduce analysis runtime.

/n
Automate repetitive tasks and report generation using scripting languages.

/n
Generate final timing reports and sign-off collateral for tape-out.

/n /n /n Education /n /n
Bachelor's or Master's degree in Electrical Engineering (EE), Electronics Engineering, VLSI, or a related field.

/n /n /n Technical Skills /n /n
EDA Tools: Expert proficiency with industry-standard Electronic Design Automation (EDA) tools from vendors like Synopsys (e.g., Fusion Compiler, ICC2, Primetime), Cadence (e.g., Innovus), or Mentor Graphics.

/n /n /n

📌 Senior Static Timing Analysis Sta Engineer Bengaluru
🏢 leadsoc technologies
📍 Bengaluru