n
Design and implement RTL using VHDL
n
Develop and debug FPGA-based SDR systems using Xilinx Vivado
n
Work on communication system design (Drone detection, DSSG)
n
Perform timing analysis, XDC constraints, and timing closure
n
Implement DSP blocks and signal processing algorithms
n
Work with communication protocols (Ethernet, high-speed interfaces)
n
Integrate FPGA with RF front-end (ADC/DAC, AD9361/AD9364)
n
Support verification (UVM preferred)
n
Debug hardware using oscilloscope and logic analyzer
n
Use Python for automation and testing
n
Collaborate with RF, hardware, and software teams
n
n
Required Skills
n
n
Solid VHDL / RTL design expertise
n
Positive understanding of digital logic and communication systems
n
Hands-on experience with Xilinx Vivado
n
Knowledge of timing closure and FPGA constraints
n
Familiarity with DSP and SDR-based system design
n
Basic knowledge of drone RF signals / detection
n
Experience in lab debugging
n
Positive communication and problem-solving skills
n
📌 Fpga Engineer Iii Tamil Nadu
🏢 Big Bang Boom Solutions Private
📍 Tamil Nadu
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.