n
Solid expertise in low-power and ultra-low-power SoC implementation to lead power-intent validation and integration using UPF methodologies for ADI's advanced node designs.
n
Ability to collaborate and resolve energetic & static IR issues.
n
Valuable exposure to high-frequency design convergence for PDN and descent exposure VCD flows, RHVoltus/Voltus, and Vmin flows.
n
Evaluate and optimise different power distributions (voltage rail assignments, regulator assignment) for a SoC.
n
Modelling the power delivery networks, including on-die power gating and in-rush current profiles.
n
Modelling the current profiles and peak current demands of various IPs.
n
Evaluate and optimise voltage rail assignment and regulator requirements for SOC.
n
Working with the system, PMIC and silicon package team to model the voltage response of the power delivery network.
n