– Analog Layout Engineer /n Position: Analog Layout Engineer /n Experience: 4+ Years /n Location: Bangalore / Hyderabad /n Availability: Immediate to 15 Days /n Technology: Lower-Node / Advanced Process Technologies /n Role Overview /n We are looking for experienced Analog Layout Engineers with strong hands-on expertise in custom/analog layout development for lower-node and advanced semiconductor technologies. The candidate will be responsible for developing high-quality layouts for analog and mixed-signal blocks while ensuring design robustness, performance, and compliance with physical verification requirements. /n Key Responsibilities /n /n

- Develop custom analog and mixed-signal layouts for various semiconductor IPs and blocks.

/n

- Work on lower-node technologies and advanced process nodes, preferably FinFET or similar technologies.

/n

- Translate circuit schematics and design requirements into optimized physical layouts.

/n

- Perform complete layout implementation, optimization, and physical verification.

/n

- Handle DRC, LVS, ERC and other physical verification activities and resolve violations.

/n

- Work closely with Analog Design, Circuit Design, Physical Verification and Technology teams to ensure layout quality.

/n

- Analyze and resolve layout-related design issues and improve layout performance.

/n

- Optimize layouts for area, matching, parasitics and performance.

/n

- Perform post-layout verification and debugging.

/n

- Ensure layouts meet foundry design rules and technology requirements.

/n

- Support design reviews, tape-out activities and project milestones.

/n





- Maintain proper documentation and follow established layout methodologies and quality standards.

/n /n Required Skills /n /n

- 4+ years of relevant experience in Analog / Custom Layout Design.

/n

- Strong hands-on experience with Analog Layout and Physical Design.

/n

- Experience working on lower-node / advanced semiconductor technologies.

/n

- Strong knowledge of DRC, LVS, ERC and physical verification.

/n

- Good understanding of analog layout concepts and matching techniques.

/n

- Experience with Cadence Virtuoso or equivalent custom layout tools.

/n

- Positive understanding of CMOS devices, parasitics and layout-dependent effects.

/n

- Experience in handling complex analog blocks and resolving layout issues.

/n

- Ability to work independently as well as collaboratively with cross-functional teams.

/n /n Preferred Experience /n Experience with layout of any of the following blocks will be an advantage: /n /n

- PLL / DLL

/n

- ADC / DAC

/n

- Bandgap / Reference circuits

/n

- LDO / Power Management

/n

- Amplifiers

/n

- Comparators

/n

- SerDes / High-speed interfaces

/n

- Data converters

/n

- Mixed-signal IPs

/n

- Memory-related analog circuits

/n /n Candidate Profile /n We are looking for candidates who have strong hands-on Analog Layout experience, particularly in advanced/lower-node technologies, with good exposure to physical verification and tape-out environments. /n Notice Period: Immediate to 15 Days preferred. /n Interested candidates can share their updated CV at: [email protected]

📌 Analog layout Engineer (Bengaluru)
🏢 Leadsoc Technologies
📍 Bengaluru