Senior Analog & Mixed Signal Ams Circuit Designer Vijayawada

Senior Analog & Mixed Signal Ams Circuit Designer Vijayawada

13 Sep
|
Qailash Labs
|
Vijayawada

13 Sep

Qailash Labs

Vijayawada

Role Level: Senior AMS Designer Full time
Location: Vijayawada / Hybrid (Adaptable)
Experience: 4+ years in Custom AMS Circuit Design & SPICE Modeling (or graduating M.Tech/Ph.D. Scholar)

Role Overview

Lead custom schematic design, transistor sizing, compact SPICE model verification, and AMS simulation of low-noise sensor front-ends, high-resolution data converters, and precision bias circuits. Drive microarchitecture definition, PPA optimization, and post-layout parasitic verification.

Key Responsibilities

· Own microarchitecture and custom schematic implementation of low-noise front-end charge amplifiers (CTIA), sample-and-hold stages, and Correlated Double Sampling (CDS) noise-reduction arrays.

· Perform multi-corner SPICE simulations across PVT corners (SS, FF, TT)

· Architect, size, and simulate high-resolution, low-power column-parallel SAR ADCs operating within tight power envelopes.

· Design precision bandgap voltage references, Low Dropout (LDO) regulators, and low-noise bias current distribution networks.

· Perform extensive Monte Carlo mismatch simulations,



noise spectral density analyses, and multi-corner SPICE regressions in Cadence Spectre.

· Collaborate with layout engineers to perform schematic-driven layout (SDL), critical net shielding, and post-layout parasitic extraction (Siemens Calibre PEX / Cadence Quantus).

· Develop Verilog-A / SystemVerilog-AMS behavioral models for full-chip co-simulation and automated regression testing.

Qualifications & Technical Skills:

· M.Tech or Ph.D. in Microelectronics / VLSI Design / Electrical Engineering.

· 4+ years of hands-on experience in custom Analog/Mixed-Signal IC design.

· Direct experience working with SPICE model cards, compact device parameters (BSIM-IMG, BSIM4, PSP), and Spectre corner setups.

· Expertise in Cadence Virtuoso, Spectre SPICE, SystemVerilog-AMS, and PEX parasitic extraction workflows.

· Robust understanding of low-power analog architectures, noise minimization, and PPA optimization.

📌 Senior Analog & Mixed Signal Ams Circuit Designer Vijayawada
🏢 Qailash Labs
📍 Vijayawada

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior analog & mixed signal ams circuit designer vijayawada / vijayawada

Subscribe to this job alert:

Get the latest job offers by email for: senior analog & mixed signal ams circuit designer vijayawada / vijayawada