Job Description

Qualification: B.E./B.Tech/M.E./M.Tech in ECE, EEE, VLSI or related disciplines

n

What You'll Be Working On:

n

n
- Block-level and full-chip Static Timing Analysis
n
- Development, validation and debugging of SDC constraints
n
- Setup, Hold, Recovery & Removal analysis
n
- MCMM timing analysis across PVT corners
n
- Timing closure across multiple design scenarios
n
- Root-cause analysis and resolution of timing violations
n
- Clock timing and clock architecture analysis
n
- Timing ECOs and implementation changes
n
- Timing sign-off and generation/review of timing reports
n
- OCV / AOCV / POCV and derating analysis
n
- Signal Integrity / Crosstalk-aware timing analysis
n
- Timing closure for high-performance and complex SoC/ASIC designs
n

n

What We're Looking For

n

n
- 6+ years of hands-on STA experience
n
- Strong expertise in Synopsys PrimeTime and/or Cadence Tempus
n




- Excellent understanding of STA concepts and timing methodologies
n
- Strong experience with SDC constraints
n
- Good understanding of MCMM, OCV, AOCV & POCV
n
- Strong knowledge of clock architecture, clock timing and clock-related issues
n
- Experience with timing ECOs and timing closure methodologies
n
- Good understanding of the ASIC Physical Design flow
n
- Strong Tcl scripting skills
n
- Python scripting knowledge will be an added advantage
n

n

Valuable to Have

n

n
- Full-chip STA and sign-off experience
n
- Experience with advanced technology nodes
n
- Exposure to Signal Integrity / Crosstalk analysis
n
- Experience with low-power designs
n
- Experience working on large and complex SoC designs
n

📌 STA Lead (Bengaluru)
🏢 leadIC Design
📍 Bengaluru