Job Description

FPGA / RTL Design Engineer

n

Role Overview

n

We are looking for an experienced FPGA/RTL Design Engineer to design, develop, and validate FPGA-based digital systems. The ideal candidate will have strong expertise in RTL design, FPGA implementation, timing closure, and high-speed interface integration, along with hands-on experience in simulation, debugging, and optimization.

n

Key Responsibilities

n

n
- Develop and implement RTL designs using Verilog, VHDL, or SystemVerilog.
n
- Design and integrate FPGA-based solutions, IP blocks, and system-level components.
n
- Perform functional simulation, verification, and debugging of FPGA designs.
n
- Execute synthesis, static timing analysis (STA), and timing closure activities.
n
- Troubleshoot and resolve design, performance, and integration issues.
n
- Collaborate with cross-functional teams to deliver optimized and scalable FPGA solutions.
n
- Support customer engagements and contribute to technical collateral and reusable assets.
n

n

Required Qualifications

n

n
- Bachelor's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
n
- 5+ years of experience in FPGA design, RTL development, or FPGA applications engineering.
n
- Strong expertise in Verilog, VHDL, and/or SystemVerilog.
n




- Hands-on experience with FPGA toolchains such as Xilinx Vivado and/or Intel Quartus.
n
- Experience with third-party simulation and verification tools.
n
- Strong debugging skills with FPGA development boards and lab validation.
n

n

Technical Skills

n

FPGA & RTL Design

n

n
- RTL design and implementation
n
- FPGA architecture and development
n
- Functional simulation and verification
n
- Synthesis, STA, and timing closure
n

n

Signal Processing

n

n
- FFT (Fast Fourier Transform)
n
- FIR Filters
n
- CORDIC Algorithms
n

n

Image & Video Processing

n

n
- MIPI Interfaces
n
- Video Processing Pipelines
n
- ISP (Image Signal Processing)
n

n

High-Speed Interfaces

n

n
- PCIe
n
- JESD204B
n
- SERDES
n

n

Preferred Skills

n

n
- Experience with FPGA-based prototyping and hardware validation.
n
- Robust understanding of digital design concepts and system architecture.
n
- Ability to debug complex hardware and integration issues.
n
- Excellent problem-solving and communication skills.
n

n

Experience: 5+ Years

n

Skill Set: FPGA, RTL Design, Verilog, VHDL, SystemVerilog, Vivado, Quartus, STA, PCIe, JESD204B, SERDES, Signal Processing, Image Processing.

📌 FPGA / RTL Design Engineer (Bengaluru)
🏢 L&T Technology Services
📍 Bengaluru