15 Sep
|
Leadsoc Technologies
|
Karnataka
15 Sep
Leadsoc Technologies
Karnataka
Job DescriptionSenior Memory Design Engineer
NLocation: Bengaluru
NExperience: 5–10 Years
NJob Type: Full-time
NRole Overview
nWe are looking for a Senior Memory Design Engineer to drive circuit-level design and optimization of advanced memory macros. The role requires strong expertise in SRAM/Memory circuit design, custom transistor-level design, simulation, characterization, and PVT analysis.
NKey Responsibilities
n
N
- Design and develop SRAM/Memory macros at transistor and circuit level.
N
- Work on bitcell, sense amplifier, precharge, write driver, decoder, and peripheral circuits.
N
- Perform schematic design, transistor sizing, simulations, and circuit optimization.
N
- Analyze PVT, Monte Carlo, mismatch, variation, leakage, power, and performance.
N
- Drive memory timing, power, stability, and reliability characterization.
N
- Debug circuit-level issues and improve PPA and yield.
N
- Collaborate with Layout, STA, Verification, and Silicon teams for memory macro development and signoff.
N
- Support silicon correlation, characterization, and post-silicon debug.
N
nCore Technical Skills
N
n
- Strong hands-on experience in SRAM / Memory circuit design.
N
- Expertise in Cadence Virtuoso and transistor-level simulation.
N
- Strong understanding ofCMOS fundamentals, device physics, and circuit analysis.
N
- Experience with SPICE simulations, PVT corners, Monte Carlo, and statistical analysis.
N
- Knowledge of memory timing, stability, leakage, power, and yield optimization.
N
- Exposure to advanced technology nodes and low-voltage memory design is a plus.
N
- Robust scripting/debugging skills using Python/Perl/Tcl is desirable.
N
nQualifications
n
N
- B.E./B.Tech/M.E./M.Tech in Electrical/Electronics/VLSI or related discipline.
N
- 5–10 years of relevant industry experience in Memory Design / Custom Circuit Design.
N
nPreferred: Candidates with end-to-end ownership of memory macros from architecture → circuit design → simulation → characterization → silicon correlation.
📌 Hiring: Senior Memory Design Engineer (Karnataka)
🏢 Leadsoc Technologies
📍 Karnataka