Job DescriptionSRAM Memory Layout Engineer
nExperience: 3–6 Years
nLocation: Bangalore
nNotice Period: Immediate to 60 Days
nTechnology: TSMC 2nm/3nm | Samsung 2nm/4nm
nJob Description
nWe are looking for experienced SRAM Memory Layout Engineers with strong hands-on expertise in advanced-node memory layout and physical verification. The ideal candidate should have experience working on SRAM macros and memory structures from layout development through tape-out.
nKey Responsibilities & Skills
n
- n
- 3–6 years of hands-on experience in SRAM Memory Layout.n
- Strong experience with Single Port, Dual Port, Pseudo Dual Port SRAM, Register File, FIFO, and Embedded Memory macros.n
- Hands-on experience with TSMC 2nm/3nm and/or Samsung 2nm/4nm technology nodes.n
- Develop and integrate bit-cell arrays, sense amplifiers, decoders, column muxes, row/column periphery, and top-level memory blocks.n
- Experience across the complete layout lifecycle, including floorplanning, placement, routing, optimization, DRC/LVS/ERC, PEX, and tape-out.n




- Solid knowledge of matching, symmetry, EM/IR, density, antenna, ESD, and advanced-node design rules.n
- Proficiency in Cadence Virtuoso and Calibre DRC/LVS/PEX.n
- Experience in area, performance, power, yield, and reliability optimization.n
- Strong debugging skills with hands-on experience in PV issue resolution and ECO implementation.n
- Good scripting skills in Tcl/Python for layout automation and flow improvement will be an added advantage.n
- Ability to collaborate effectively with Memory Design, Circuit Design, and Verification teams.n

nPreferred Candidate Profile
n
- n
- Strong understanding of advanced-node SRAM layout methodologies.n
- Good problem-solving and debugging skills.n
- Ability to independently handle layout tasks and resolve physical verification issues.n
- Strong communication and cross-functional collaboration skills.n

📌 SRAM Memory Layout Engineer (Vasanthanagar)
🏢 Modernize Chip Solutions (MCS)
📍 Vasanthanagar