Job Description
Lead / Principal Physical Design Engineer (Team Lead)
nLocation: Ahmedabad, India (Sasken Silicon)Function: ASIC Backend / Physical Design
nReports to: PD Engineering Manager / Silicon Delivery HeadTeam: Leads a pod of ~10 junior–to–mid PD engineers (PD, STA, DFT, PV)
nRole Summary
nWe are looking for an experienced Physical Design lead to own the backend implementation of a high-performance digital IP on an advanced process node, from synthesis through tapeout-ready GDS-II. Beyond hands-on technical depth, this person must be able to lead and grow a team of ~10 junior PD engineers — distributing work, reviewing quality, unblocking the team, and driving convergence against tight QoR and schedule targets.
nThis is a delivery-ownership role: the lead is accountable for floorplan strategy, timing/power/area closure, signoff quality, and on-time tapeout, while mentoring less-experienced engineers to operate at advanced-node standards.
nKey Responsibilities
nTechnical ownership
n
- n
- Own the full RTL-to-GDS physical design flow: synthesis, floorplanning,



placement, CTS, routing, and signoff.n
- Define floorplan and power-delivery strategy, including advanced-node considerations such as backside power delivery (PowerVia) and gate-all-around / RibbonFET cell handling where applicable.n
- Drive timing closure across all PVT corners (MMMC, AOCV/POCV), including setup/hold, signal integrity, and complex timing ECOs.n
- Own physical verification closure (DRC/LVS, antenna, PERC), power/EM/IR integrity, and thermal / self-heating (SHE) signoff.n
- Manage memory and macro integration (e.g., large SRAM arrays), congestion management, and high pin-density datapath closure.n
- Set up and validate the PD flow on a recent PDK, including tool/flow bring-up and "pipe-clean" trial runs.n

nTeam leadership (critical)
n
- n
- Lead a pod of ~10 junior PD engineers: assign blocks/tasks, set technical direction, and balance load dynamically across project phas

📌 Lead Engineer (India)
🏢 Sasken Technologies
📍 India