Job DescriptionOur Client is Leading SOC developer it's headquaters is in Korea,

NCTC: As per market standards

NExp: 12+ yrs

NLocation: Bangalore

NKey Responsibilities

nSoC DFT Architecture & Leadership

N

n
- Own SoC-level DFTarchitecture and strategy for custom and platform-based SoCs.
N
- Define and drive DFT implementation plans across multiple concurrent SoC programs.
N
- Act as the technical authority and signoff owner for all DFT-related decisions and deliverables.
N

nExecution & Technical Ownership

N

n
- Lead DFT RTL integration, scan insertion, and test architecture implementation.
N
- Own and drive:
N
- Scan, Compression, and ATPG strategy
N
- MBIST, BISR, and redundancy implementation
N
- JTAG / TAP, Boundary Scan, and debug infrastructure
N
- Ensure DFT readiness across functional, scan, and low-power modes.
N
- Collaborate with RTL, STA, and PD teams to ensure DFT-friendly design and implementation.
N
- Drive ATPG pattern generation, simulation, and debug to ensure high test coverage and quality.
N

nCross-Functional &Manufacturing; Interface

N

n
- Work closely withphysical design teams to ensure scan and test logic closure with minimal PPA impact.
N
- Interface with manufacturing, ATE, and OSAT teams on test requirements, vector delivery, and silicon bring-up.
N
- Support post-silicon debug, yield ramp, and test optimization.
N




- Represent Semifive in customer-facing technical discussions related to DFT strategy and signoff.
N

nMethodology & TeamDevelopment

N

n
- Define and standardize DFT methodologies, flows, and checklists across Semifive programs.
N
- Drive automation, scripting, and reuse to improve DFT efficiency and predictability.
N
- Mentor and develop DFT engineers and leads, building deep technical and execution capability.
N
- Review and approve DFT signoff reports and tapeout readiness criteria.
N

nQualifications

n

N
- B.E./B.Tech or M.E./M.Tech in Electrical / Electronics / VLSI Engineering.
N
- 12+ years of experiencein DFT architecture and implementation for complex SoCs.
N
- Proven track record of leading DFT implementation and signoff on multiple custom SoC tapeouts.
N
- Strong expertise in:
N
- Scan, Compression, and ATPG methodologies
N
- MBIST, BISR, and memoryrepair schemes
N
- JTAG / TAP and BoundaryScan
N
- DFT RTL integration andpattern simulation
N
- Hands-on experience with industry-standard DFT tools, such as:
N
- Siemens Tessent
n
- Synopsys DFTMAX / TestMAX
N
- SpyGlass DFT (or equivalent)
N
- Robust understanding of:
N
- Low-power DFT challenges (UPF/CPF)
N
- Scan and test-mode timing closure
N
- Physical implementationconstraints for DFT
N
- Experience working withmanufacturing, ATE, and post-silicon validation teams.
N
- Excellent problem-solving, communication, and leadership skills.
N

📌 Lead Dft (Bengaluru)
🏢 M/s Angel and Genie
📍 Bengaluru