16 Sep
|
ACL Digital
|
India
Job Description
Design Verification Engineer - Senior / Lead / Sr. Lead
n
Location: Bangalore / Hyderabad
n
Experience: 4 to 10 Years
n
Required Qualifications:
n
n
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
n
4+ years of hands-on experience in design verification of high-speed interfaces such as DDR, PCIe, UCIe, or NVMe.
n
Expertise in SystemVerilog and UVM (Universal Verification Methodology).
n
Robust understanding of digital design principles, verification methodologies, and simulation tools.
n
Familiarity with protocol specifications and industry standards for DDR, PCIe, UCIe, or NVMe.
n
Experience with simulation tools like VCS, ModelSim, or Questa.
n
Positive understanding of debugging tools such as Waveform Viewers, Logic Analyzers,
and protocol analyzers.
n
Ability to write effective and reusable verification components (e.g., scoreboards, monitors, and sequencers).
n
Strong problem-solving skills and attention to detail.
n
Excellent communication skills and the ability to work in a collaborative environment.
n
n
Preferred Qualifications:
n
n
Experience with formal verification techniques.
n
Knowledge of other interface protocols like USB, Ethernet, or SATA.
n
Experience in writing Python or other scripting languages for automation.
n
Familiarity with FPGA-based verification platforms and hardware debugging tools.
n
📌 Ddr / Pcie / Nvme / Ucie Verification Engineer Bengaluru (India)
🏢 ACL Digital
📍 India