Job DescriptionSenior Analog Layout Engineer
NExperience: 5+ years, Location: Bangalore, Employment Type: Full time (Onsite)
NAbout the Role
nWeare looking for a Senior Analog Layout Engineer to design and implement high-performance layouts for analog, mixed-signal, and RF integrated circuits. You will work closely with circuit designers, product engineers, and process/reliability teams to deliver silicon-proven layouts that meet aggressive performance, area, and schedule targets.
NKey Responsibilities
n
N
- Own full-chip and block-level layout for analog/mixed-signal Ips like ADCs/DACs, bandgaps, LDOs, amplifiers, comparators.
N
- Translate schematics into layout while optimizing for matching, parasitics, noise isolation, and electromigration/IR drop.
N
- Perform floorplanning, place & route strategy, and top level integration for mixed-signal blocks.
N
- Work closely with circuit designers to understand design intent and apply appropriate layout techniques (symmetry, common centroid, guard rings, shielding).
N
- Run and debug DRC, LVS,ERC, and parasitic extraction (PEX);
close all physical verification checks.
N
- Collaborate with designfor reliability and design for manufacturing teams to ensure layout meets EM/IR, ESD, and antenna rules.
N
- Support post layout simulation correlation and help debug silicon issues related to layout.
N
- Mentor junior layout engineers and contribute to layout methodology, automation scripts, and best-practice documentation.
N
- Interface with foundry/PDK teams on process design kit updates and technology qualification.
N
nRequired Qualifications
N
n
- Bachelor's or Master's degree in Electrical Engineering, Microelectronics.
N
- 5+ years of hands-on analog/mixed-signal IC layout experience.
N
- Strong expertise in Cadence Virtuoso (or similar layout tools);
experience with Calibreor equivalent for DRC/LVS/PEX.
N
- Solid understanding of analog layout techniques: matching, symmetry, shielding, guard-ringing, ESD, and noise-sensitive routing.
N
- Familiarity with parasitic-aware layout and post-layout simulation correlation.
N
- Strong understanding ofEM/IR, antenna rules, and reliability driven layout practices.
N
- Good communication skills and ability to work cross functionally with design, verification, and product teams.
N
nInterested candidates can send their CVs to
[email protected]
📌 Senior Analog Layout Engineer (Karnataka)
🏢 PI Semiconductor
📍 Karnataka