3-7yrs Experience in Pre silicon validation. Hands on experience in Xeon Debug fabrics like Visa, Trace, Observability, Trigger, TAP based functional testing.
Solid knowledge in System Verilog/UVM, Verification debug tools.
Having an Intel server or data center chipset validation experience is added advantage.
Having python scripting knowledge is an added advantage.