Job DescriptionDTMA & Memory Controller Design Lead NLocation: Bangalore, India |Company: LTSCT — L&T; Semiconductor Technologies Limited NReporting To: Senior Architect, DC HW Systems | Experience: 10+ years (mandatory) NRole SummarynThe DTMA & Memory Controller Design Lead owns the Data Transfer and Memory Access (DTMA) engine together with HBM4e memory-controller integration. You will orchestrate all data movement between the 512-bank SRAM (8 TB/s), the 6-stack HBM4e subsystem (384 GB, 12 TB/s), and the PE arrays — the subsystem that keeps xPU's compute engine saturated. NKey Responsibilitiesn N Own micro-architecture and RTL of the DTMA engine managing data movement between SRAM banks, HBM4e, and the BFOS PE arrays. N Define the compute-to-memory interface with the DTMA engine and SRAM banks to keep PE arrays fully fed at bandwidth. N Lead integration and configuration of HBM4e memory controllers across 6 stacks (384 GB, 12 TB/s aggregate). N Design descriptor-basedDMA, gather/scatter, tensor-tiling, and prefetch mechanisms optimized for BFOS dataflow. N Architect the 512-bank,8 TB/s SRAM access scheduling, bank arbitration, and conflict-avoidance logic. N Optimize address mapping, request scheduling, and refresh/timing to maximize sustained HBM bandwidth efficiency. N Define QoS and flow-control interfaces to the NoC and compute engine to prevent stalls and starvation. N Drive verification, performance modeling,



and bandwidth/latency closure across realistic AI workload traffic. N Collaborate with PD on HBM PHY/controller placement and with architecture on memory-hierarchy trade-offs. NnRequired Skills & Experience Nn 10+ years in memory-subsystem, DMA, or memory-controller design for high-bandwidth SoCs. N Deep expertise with DRAM/HBM controller architecture, scheduling, and timing (HBM2E/HBM3/HBM3E; HBM4e a solid plus). N Strong RTL (SystemVerilog) design skills for DMA engines, arbiters, and memory schedulers. N Solid understanding of multi-bank SRAM architectures, banking/interleaving, and conflict resolution. N Experience with descriptor-based DMA, gather/scatter, tensor tiling, and prefetching. N Knowledge of address mapping, request reordering, and bandwidth/efficiency optimization. N Familiarity with AI/ML data-movement patterns and their impact on memory-system design. N Hands-on performance modeling and closure for high-bandwidth memory subsystems. N Proficiency in C/C++/Python for modeling and verification. N Proven technical leadership and cross-functional collaboration. NnPreferred Qualifications Nn Experience integrating HBM PHY/controller IP on advanced nodes. N Background in AI accelerator or HPC memory subsystems. N Familiarity with UCIe/NoC traffic interaction with memory controllers. N M.Tech/MS in EE/ECE or equivalent. N

📌 Dtma & Memory Controller Design Lead (Karnataka)
🏢 L&T Semiconductor Technologies
📍 Karnataka