Memory Layout Engineer (Pune)

Memory Layout Engineer (Pune)

18 Sep
|
Qiskitq Technology
|
Pune

18 Sep

Qiskitq Technology

Pune

Position: Memory Layout Engineer

Experience: 2 to 7 Years

Location: Bangalore

Job Responsibilities:

* Perform custom memory layout design for SRAM, ROM, Register File and other memory macros.

* Develop and implement physical layout based on circuit/schematic requirements.

* Handle floorplanning, placement, routing, matching and optimization of memory layouts.

* Perform DRC, LVS, ERC and other physical verification checks and resolve violations.

* Work closely with Memory Design, Circuit Design, PDK and Physical Verification teams.

* Optimize layouts for area, timing, power, parasitics and yield.

* Analyze and resolve layout-related issues such as DRC/LVS errors, antenna violations and parasitic concerns.

* Support layout extraction and post-layout verification.

* Follow technology-specific design rules, layout methodologies and reliability requirements.

📌 Memory Layout Engineer (Pune)
🏢 Qiskitq Technology
📍 Pune

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: memory layout engineer (pune) / pune