Job DescriptionLocation: Bengaluru

NExperience: 4–10 years

NEmployment Type: Full-time

NAbout the Role

nWeare looking for SoC design engineers to own RTL integration and front-end signoff for complex SoCs. You will integrate IPs at subsystem and top level, and drive Lint, CDC, RDC, low-power (VCLP) and synthesis checks to closure for tapeout.

NKey Responsibilities

n

N
- SoC integration: Integrate IPs at subsystem and top level, including clock, reset, memory, pad/IO and interconnect. Build and maintain top-level RTL and connectivity.
N
- Lint: Run Lint checks, analyze violations, drive fixes with IP owners, and manage waivers to signoff.
N
- CDC/RDC: Set up constraints, and analyze synchronizers, reconvergence, glitches and reset domain crossings. Deliver clean signoff reports.
N
- Low power (VCLP): Write and review UPF.

Verify isolation, level shifters, retention and power switches using static low-power checks.

N
- Synthesis: Write SDC constraints, run synthesis, and improve timing, area and power QoR. Run logic equivalence checks (RTL vs netlist).
N
- Collaboration:



Work with verification, DFT, STA and physical design teams through tapeout.
N

nMust-Have Skills

N

n
- Strong Verilog/SystemVerilog RTL design and debug.
N
- Hands-on experience with at least three of: Lint, CDC, RDC, VCLP/UPF, synthesis, SoC integration.
N
- Positive understanding of clocking, reset architecture and low-power design concepts.
N
- SDC constraints and UPFknowledge.
N
- Scripting in Tcl, Python or Perl, plus Makefile-based flows.
N

nGood to Have

n

N
- Full-cycle tapeout experience.
N
- ARM-based SoC and AMBA protocols (AXI/AHB/APB).
N
- Exposure to DFT, STA (PrimeTime) or LEC flows.
N
- Education: BE/BTech/ME/MTech in ECE, EEE, VLSI or a related field.
N
- Screening keywords for TA: VC SpyGlass, SpyGlass Lint/CDC/RDC, Questa CDC, Meridian CDC/RDC, VC LP, VCLP, Conformal LP, UPF, CPF, Design Compiler, Fusion Compiler, Genus, Formality, Conformal LEC, SDC, SoC integration
N

📌 Hiring: System-On-Chip Design Engineer (Bengaluru)
🏢 leadIC Design
📍 Bengaluru