Job DescriptionLocation: Bengaluru
nExperience: 4–10 years
nEmployment Type: Full time
nAbout the Role
nWe are looking for SoC design engineers to own RTL integration and front-end signoff for complex SoCs. You will integrate IPs at subsystem and top level, and drive Lint, CDC, RDC, low-power (VCLP) and synthesis checks to closure for tapeout.
nKey Responsibilities
n
n
SoC integration: Integrate IPs at subsystem and top level, including clock, reset, memory, pad/IO and interconnect. Build and maintain top-level RTL and connectivity.n
Lint: Run Lint checks, analyze violations, drive fixes with IP owners, and manage waivers to signoff.n
CDC/RDC: Set up constraints, and analyze synchronizers, reconvergence, glitches and reset domain crossings. Deliver clean signoff reports.n
Low power (VCLP): Write and review UPF. Verify isolation, level shifters, retention and power switches using static low-power checks.n
Synthesis: Write SDC constraints, run synthesis, and improve timing, area and power QoR. Run logic equivalence checks (RTL vs netlist).n
Collaboration:



Work with verification, DFT, STA and physical design teams through tapeout.n

nMust-Have Skills
n
n
Solid Verilog/SystemVerilog RTL design and debug.n
Hands-on experience with at least three of: Lint, CDC, RDC, VCLP/UPF, synthesis, SoC integration.n
Valuable understanding of clocking, reset architecture and low-power design concepts.n
SDC constraints and UPF knowledge.n
Scripting in Tcl, Python or Perl, plus Makefile-based flows.n

nGood to Have
n
n
Full-cycle tapeout experience.n
ARM-based SoC and AMBA protocols (AXI/AHB/APB).n
Exposure to DFT, STA (PrimeTime) or LEC flows.n
Education: BE/BTech/ME/MTech in ECE, EEE, VLSI or a related field.n
Screening keywords for TA: VC SpyGlass, SpyGlass Lint/CDC/RDC, Questa CDC, Meridian CDC/RDC, VC LP, VCLP, Conformal LP, UPF, CPF, Design Compiler, Fusion Compiler, Genus, Formality, Conformal LEC, SDC, SoC integratio

📌 System On Chip Design Engineer Vasanthanagar
🏢 Leadic Design
📍 Vasanthanagar