Senior DFT Engineer Job Description PDL: Writing ICL and PDL by Own Debug protocols: Robust understanding on Jtag 1149.1-2013, ijtag - P1687 Debug patterns exposure: .V, optional STIL or SVF SSN SSH architecture understanding. Tessent tool exposure: TestKompress, Tessent shell Scripting: TCL, shell Optional Skills (Good to have) SCAN architecture, past TAP/JTAG related DV feature. Patterns re-targetting Good Debug skills on the same. Experience: 4 to 5 Years Location: Bangalore
📌 Senior DFT Engineer (Karnataka)
🏢 ACL Digital
📍 Karnataka
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.