Design Verification Engineer-1 (India)

Design Verification Engineer-1 (India)

25 Sep
|
Clock Edge Technologies Pvt Lt
|
India

25 Sep

Clock Edge Technologies Pvt Lt

India

Design Verification Engineer-1

*Location:* Hyderabad

*Positions:* 3

contract job , thirdparty payroll

### Experience & Budget

* *0–2 Years:* 15 LPA

* *3–5 Years:* 18 LPA

* *5+ Years:* 22 LPA

### Required Skills & Experience

* Digital/Analog Circuits

* SystemVerilog (SV) / UVM

* Verilog

* CMOS Concepts

* Pre-Silicon Verification

* Gate-Level Simulation (GLS)

* Assertions

* Debug

* Regression

* EDA Tools & Cross-Team Collaboration

* Solid hands-on experience in SV/UVM

* Hands-on ownership of SoC/Full-Chip Pre-Silicon DRAM Verification

* Proven Debug Depth and Regression Optimization

* Comfortable with EDA Tools and Cross-Team Execution

Pay: ₹1,500,000.00 - ₹2,200,000.00 per year

Work Location: In person

📌 Design Verification Engineer-1 (India)
🏢 Clock Edge Technologies Pvt Lt
📍 India

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design verification engineer-1 (india) / india

Subscribe to this job alert:

Get the latest job offers by email for: design verification engineer-1 (india) / india