Senior Analog Layout Engineer /n Location: Hyderabad /n Experience: 4–10 Years /n Role Overview /n We are looking for a Senior Analog Layout Engineer with strong hands-on experience in advanced-node custom/analog layout, particularly 2nm, 3nm, and 5nm FinFET technologies. /n Key Responsibilities /n /n
- Own block-level analog/custom layout from floorplanning to tapeout.
/n
- Develop layouts for analog, mixed-signal and custom circuit blocks.
/n
- Work on advanced-node technologies including 2nm/3nm/5nm FinFET.
/n
- Apply matching, symmetry, common-centroid, shielding and sensitive-net routing techniques.
/n
- Optimize layouts for parasitics, PPA, EM/IR and signal integrity.
/n
- Perform and debug DRC, LVS, ERC and PEX.
/n
- Analyze layout-dependent effects (LDE) and minimize post-layout performance impact.
/n
- Collaborate closely with Analog Design, Circuit Design and Physical Verification teams.
/n /n Core Technical Skills /n /n
- 4–10 years of relevant Analog/Custom Layout experience.
/n
- Strong hands-on experience with Cadence Virtuoso / Custom Layout.
- Strong understanding of advanced-node design rules and device layout.
/n
- Expertise in matching, common-centroid, shielding, guard rings and isolation.
/n
- Experience with Calibre/PVS, DRC/LVS/ERC and PEX.
/n
- Strong understanding of parasitic extraction and post-layout analysis.
/n
- Tapeout experience in advanced technology nodes is highly preferred.
/n /n Ideal Profile /n A hands-on analog layout engineer capable of delivering tapeout-quality custom layouts at advanced FinFET nodes, with solid ownership of layout quality, parasitic optimization and physical verification.