Job Description

In this role, you will own and drive Design for Test (DFT) strategy, architecture, and implementation across the full chip lifecycle.

n

Responsibilities

n

n
- Execute and support Design-for-Test (DFT) activities, including Scan Insertion, ATPG, and OCC Integration.
n
- Perform DRC debugging, test coverage analysis, and simulation debugging across different stages of the DFT flow.
n
- Analyze and resolve issues related to testability, fault coverage, and pattern generation.
n
- Work with advanced DFT methodologies such as SSN, IJTAG, ICL, and PDL.
n
- Collaborate with cross-functional teams to ensure seamless DFT integration and efficient issue resolution.
n
- Drive continuous improvements in DFT flows, methodologies, and debugging efficiency.
n
- Experience: 3 to 8 yrs
n

n

Required Skills: Key Responsibilities:

n

n
- Define and implement DFT architecture for large, complex SoCs/ASICs
n
- Own end-to-end DFT strategy and execution including Scan, ATPG, MBIST, LBIST, JTAG, and Boundary Scan
n
- Perform Scan insertion, ATPG pattern generation, compression, and fault grading
n




- Develop and maintain DFT specifications and ensure compliance throughout the design cycle
n
- Integrate and verify DFT logic at RTL and gate-level (GLS)
n
- Collaborate with verification teams for pattern simulation, validation, and debug
n
- Work closely with physical design teams to meet timing, power, and area constraints
n
- Debug silicon bring-up issues and support ATE test pattern validation
n
- Drive improvements in DFT methodologies and flows
n
- Mentor junior engineers and provide technical leadership
n
- Strong expertise in Scan, ATPG, BIST (MBIST/LBIST), JTAG/Boundary Scan, and compression techniques
n
- Hands-on experience with DFT tools such as Synopsys DFT Compiler, Tetramax, Tessent, or equivalent
n
- Solid understanding of RTL design, synthesis, and verification flows
n
- Familiarity with STA and physical design constraints related to DFT
n
- Experience in silicon bring-up and ATE test pattern generation
n
- Solid debugging and analytical skills
n

📌 DFT Engineer (Hyderabad)
🏢 smartsoc solutions
📍 Hyderabad