SmartSoC, a Virtusa Company , is a leading semiconductor engineering services organization specializing in end-to-end ASIC, SoC, FPGA, Embedded Systems, and VLSI design solutions. Backed by Virtusa's global engineering capabilities, SmartSoC partners with leading semiconductor companies to deliver creative, high-quality silicon solutions across the entire chip development lifecycle.

n

nLooking For : STA Lead

nWork Location: Bangalore

nExperience: 3 to 10 Years

nAvailability: Immediate or currently serving notice candidates is preferred

n

nKey Responsibilities:

n

n
Timing Closure Leadership: Deliver sign-off quality STA across complex, high-frequency designs, ensuring robust performance in diverse modes and corners.
n
Customer Impact: Translate technical excellence into measurable outcomes for customers — faster turnaround, improved QoR, and optimized PPA trade-offs.
n
Constraint Development: Architect and validate timing constraints to guarantee design reliability and seamless integration into customer workflows.
n
Synthesis & Optimization: Own synthesis flows using Fusion Compiler and Design Compiler, achieving customer-defined targets for timing, area, and power.
n
Cross-functional Collaboration: Partner with RTL, PD,



and DFT teams to proactively resolve design challenges, ensuring smooth delivery for customer programs.
n
AI-driven Design: Apply reinforcement learning tools (DSO.ai) to accelerate design space exploration, delivering cutting-edge solutions that reduce cycle time.
n
Low Power & UPF: Implement and verify UPF-based power intent, ensuring energy-efficient designs aligned with customer requirements.
n
Formal Equivalence & ECOs: Guarantee functional correctness through formal verification and ECO generation, enabling reliable customer tape-outs.
n

n

nQualifications:

n

n
Bachelor’s degree in Electrical Engineering from reputed universities
n
3+ years of semiconductor design experience at leading companies
n
Expertise in STA, synthesis, constraints, and low-power verification.
n
Proficiency in industry-standard tools: PrimeTime, Fusion Compiler, Design Compiler, Formality, ICC2, Conformal, VCLP.
n
Solid programming skills in TCL, Python, Perl, and Verilog.
n
Deep understanding of advanced node challenges (cross talk, OCV, AOCV, POCV) and clock architectures.
n

n

📌 Senior Pd Sta Engineer Bengaluru (India)
🏢 SmartSoC Solutions
📍 India