Design Verification Engineer (Vasanth Nagar)

Design Verification Engineer (Vasanth Nagar)

30 Sep
|
ACL Digital
|
Vasanth Nagar

30 Sep

ACL Digital

Vasanth Nagar

Design Verification Engineer - Senior / Lead / Sr. Lead

Must have positive knowledge on the verification flows.

Excellent hands-on debug skills and problem solving attitude..

Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC

Experience of working on Functional Verification, SoC Verification, Emulation

Good in programming : System Verilog, PLI/DPI interface, C/C++, PERL/Shell script, assembly language.

OVM/UVM Methodology knowledge and experience

Must have good communication skills and the ability to work in a team environment.

Preferably having experience in architecture such as x86 or ARM domain based SOCs having SOC/IP performance verification background is added plus

Experience: 4 to 12 Years

Location: Bangalore / Hyderabad

Work Mode: Work from Office (WFO)

📌 Design Verification Engineer (Vasanth Nagar)
🏢 ACL Digital
📍 Vasanth Nagar

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design verification engineer (vasanth nagar) / vasanth nagar

Subscribe to this job alert:

Get the latest job offers by email for: design verification engineer (vasanth nagar) / vasanth nagar