Job Description

Senior LEC/CLP Engineer

n

Experience:- 3 to 6 Years

n

Notice Period:- 0 to 45 Days

n

Location:- Bangalore

n

Role Overview:

n

We are seeking a experienced LEC / CLP Engineer with expertise in Logic Equivalence Check (LEC) and Conformal Low Power (CLP) methodologies.

n

Key Responsibilities:

n

n
Lead Logic Equivalence Check (LEC) and Low Power verification (CLP) activities across block and full-chip levels.
n
Define and implement LEC/CLP methodologies using industry-standard tools (Cadence Conformal, Synopsys Formality, etc.).
n
Validate low-power architecture, UPF/CPF constraints, and intent across multiple domains.
n
Collaborate with RTL, Synthesis, and Physical Design teams to resolve mismatches.
n
Review and debug LEC/CLP failures to drive sign-off closure.
n
Automate verification flows using Python/Perl/TCL scripting.
n





n

Required Skills

n

Expertise with tools like Cadence Conformal, Synopsys Formality, or equivalent.

n

n
Robust understanding of RTL-to-netlist equivalence, low-power UPF/CPF verification, and multi-power domain SoCs.
n
Proven track record in debugging LEC/CLP failures and collaborating across design teams.
n
Proficiency in scripting (Python, Perl, TCL) for automation.
n
Solid analytical, problem-solving
n

n

Preferred Qualifications:

n

n
Master's or Bachelor's in Electronics / Electrical / VLSI Engineering.
n
Experience in advanced nodes (7nm and below).
n
Exposure to low-power design methodologies and complex SoC projects.
n

📌 Senior Lec / Clp Engineer Bengaluru
🏢 leadsoc technologies
📍 Bengaluru