Asic Design Verification (Bengaluru)

Asic Design Verification (Bengaluru)

02 Oct
|
Tsavorite Scalable Intelligence
|
Bengaluru

02 Oct

Tsavorite Scalable Intelligence

Bengaluru

About Company

Tsavorite Scalable Intelligence is building a new foundation for AI computing. We design silicon, systems, and software that work as one, bringing together general-purpose processing, AI acceleration, and scalable memory in a single architecture. From edge devices to data centers, our goal is to make advanced AI more powerful, effective, and accessible.

Our founding team has a track record of shipping the highest performance silicon and we have engineering teams in the US and India. We are looking for curious, driven people across disciplines who want to turn ambitious engineering into real products and help shape how the world computes.

Job Summary

SoC Verification Engineer to work on end-to-end data-path verification for high-performance ARM-based SoCs. This role focuses on validating correctness, coherency, performance, and scalability of data movement across PCIe and CXL fabrics, from IP blocks through interconnect to CPUs and memory, at chip and multi-chip system levels.

Technical Skills & Expertise

• Experience verifying ARM-based SoCs




• Strong knowledge of PCIe protocol (transaction & data path focus) ,CXL (io/cache/mem),UCIE.
• Understanding of cache coherency (CHI / ACE preferred.)
• Proficiency in:
• SystemVerilog / UVM,Transaction-level verification.
• Solid grasp of AXI / NoC architecture.
• DMA engines and memory systems.
• Multi-chip / chiplet system experience.
• Exposure to real workloads (storage, networking, AI accelerators).

What You'll Drive & Bring to the Role

• Execute SoC-level DV plans for data path.
• Validate PCIe/CXL Data path at full chip and multichip level.
• Validate CXL data flows, Host–device coherency interactions.
• Validate cache coherency across multiple cores, agents, accelerators, across chip boundaries
• Verify the functionalities of Reset, Power, Error interaction with data path focus.
• Implement system level stimulus for concurrent core/cache/dma/io traffic paths.
• Implement UVM-based system tests inc

📌 Asic Design Verification (Bengaluru)
🏢 Tsavorite Scalable Intelligence
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: asic design verification (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: asic design verification (bengaluru) / bengaluru