Design Verification – Lead (Hyderabad)

Design Verification – Lead (Hyderabad)

02 Oct
|
Mirafra Software Technologies
|
Hyderabad

02 Oct

Mirafra Software Technologies

Hyderabad

Design Verification – Lead

Location: Hyderabad

- Familiarity with SoCs and boot flow would be practical.
- SV UVM based TB environment setup, usage of UVM VIPs.
- Developing UVM sequences, tests, TB bring up and sanity regressions.
- Familiarity with Software development flow including assembly and C is beneficial.
- Knowledge of system-level architecture including buses like AXI/CHI/ACE5, bridges, memory controllers such as DDR5/LPDDR5/DDR4/LPDDR4
- Knowledge of one or more protocols; PCIe, USB, Ethernet
- Sound knowledge on UPF and power domain crossing
- Excellent waveform debug skills using front end industry standard design tools like VCS, NCSIM, Verdi
- Strong expertise in DFT-DV verification, like Scan clear / Mem clear / JTAG / IJTAG / Memory repair, Scan dump, ATPG etc…

Experience (years) : 10+ years

Education Qualification

BTECH/MTECH in Electrical/Electronics/Computer Science Engineering or Equivalent

📌 Design Verification – Lead (Hyderabad)
🏢 Mirafra Software Technologies
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design verification – lead (hyderabad) / hyderabad

Subscribe to this job alert:

Get the latest job offers by email for: design verification – lead (hyderabad) / hyderabad