Responsibilities -
The candidate should have solid RTL design experience.
Robust design experience in Ethernet IPs or Ethernet protocol domain.
Knowledge in Verilog/VHDL languages
Scripting languages: TCL/Perl/Python (any one).
Knowledge of AXI Protocols.