Job DescriptionAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
n
- n
- This role requires close interaction with multiple cross functional teams across geographies to align on project receivables/deliverables.n
- Mentoring junior engineers and driving innovation/automation.n
- BE/B.Tech/M.E/M.Tech with 3+ years of relevant work experience and strong understanding of DFT concepts and positive communication skills.n
- Strong hands-on experience using industry standard EDA Tools.n
- Experience with logic simulators from one or more EDA vendors.n
- Experience on industry standard ATPG tools like Cadence Modus.n
- Experience with RTL lint tools like Jasper.n
- Experience in scan insertion,



coverage analysis and debugging skills on faults coverage enhancement is required.n
- Programming in Perl/Tcl/Python or other scripting languages is a plus.n
- Experience in post silicon validation, ATE debug and support is desired.n
- Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop.n
- Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis are plus.n
- Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.n

n

📌 Lead DFT Design Engineer (Karnataka)
🏢 Cadence System Design and Analysis
📍 Karnataka