We are looking for a highly skilled Senior Design Verification Engineer with strong experience in ASIC/SoC/IP verification. The candidate should have hands-on expertise in SystemVerilog, UVM, constrained-random verification, functional coverage, and debug. The engineer will be responsible for driving verification activities from specification and test planning through verification closure and sign-off. Role & responsibilities