Design Verification Engineer – Gate-Level Simulation (Bengaluru)

Design Verification Engineer – Gate-Level Simulation (Bengaluru)

05 Oct
|
Capgemini Engineering
|
Bengaluru

05 Oct

Capgemini Engineering

Bengaluru

We are looking for a highly motivated Design Verification Engineer with strong expertise in Gate-Level Simulation (GLS) to execute and debug GLS activities across IP, Subsystem, and SoC levels. The ideal candidate should have hands-on experience in GLS setup, execution, timing validation, failure analysis, and closure. The role requires excellent debugging capabilities, collaboration with cross-functional teams, and the ability to adapt quickly to customer-specific flows and methodologies.

• Joining Location – Bangalore ,Hyderabad, coimbatore

Key Responsibilities
GLS Execution
• Setup, build, and execute Gate-Level Simulations across IP, Subsystem, and SoC levels.
• Support GLS activities across IPAR and MPAR validation environments.
• Run and analyze:
• Zero Delay Simulations
• SDF-Based Timing Simulations
• Power-Aware Simulations
• Drive simulation execution from environment setup through closure.

GLS Debug & Failure Analysis
• Debug and root-cause simulation failures including:
• Timing annotation issues
• Setup/Hold violations
• Clocking and reset issues




• X-Propagation issues
• RTL-to-Netlist mismatches
• Assertion failures
• Coverage failures
• Test failures
• Analyze waveform dumps and identify underlying design or implementation issues.
• Work closely with Design, STA, Physical Design, and Verification teams to resolve GLS failures.

Verification & Validation
• Perform failure triaging and closure of GLS issues.
• Support assertion-based verification and coverage analysis.
• Contribute to functional and timing signoff through comprehensive debug and verification activities.
• Ensure RTL and netlist behavioral consistency through detailed analysis.

Collaboration
• Work closely with cross-functional teams to drive issue resolution.
• Communicate debug findings and provide timely status updates.
• Quickly adapt to customer-specific tools, methodologies, and execution environments.
• Actively contribute as a team player in a quick-paced project environment.

📌 Design Verification Engineer – Gate-Level Simulation (Bengaluru)
🏢 Capgemini Engineering
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design verification engineer – gate-level simulation (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: design verification engineer – gate-level simulation (bengaluru) / bengaluru