Job Summary

ASIC Physical Design & Implementation Lead: The focus of this role in the AECG ASIC organization is to lead physical design for next generation ASICs that meet Engineering, Business and Customer requirements. Engineer with good attitude who seeks new challenges and has good analytical and communication skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player.

Responsibilities

- Implementing RTL to GDS2 flow
- Handling Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence
- Deft at Handling different PNR tools - Synopsys Fusion Compiler, ICC2, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk, Cadence Genus, Innovus.
- Tasks to include Full Chip Level Floor planning, Bus / Pin Planning, feed-thru planning, Clock Tree Synthesis, Placement, Optimization, Routing, Parasitic Extraction, Static Timing Analysis, Physical Verification and Sign Off
- Identify complex technical problems, break them down, summarize multiple possible solutions,
- Drive and hands-on flow development and scripting

Preferred Experience

- 12 years of professional experience in physical design, preferably with high performance designs.
- Experience in automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications.
- Experience in automated design flows for clock tree synthesis, clock and power gating techniques, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction.
- Experience in floorplanning,



establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery
- Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation
- Versatility with scripts to automate design flow.
- Strong communication skills, ability to multi-task across projects, and work with geographically spread out teams
- Experience in FinFET & Dual Patterning nodes such as 16/14/10/7/5nm
- Excellent physical design and timing background.
- Good understanding of computer organization/architecture is preferred.
- Solid analytical/problem solving skills and pronounced attention to details.

Academic Credentials

BS or MS degree in Electrical Engineering or Computer Science. 12 years of experience in physical design role leading to an understanding of RTL to GDS development.

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

Role: Design Team Lead, Industry Type: Electronic Components / Semiconductors, Department: Engineering - Hardware & Networks, Employment Type: Full Time, Permanent Role Category: Hardware Education UG: Any Graduate PG: Any Postgraduate Key Skills asicphysical designfinfetailvselectrical engineeringgraphicsinnovusartificial intelligencecadencehealthcarebsfloor planningapachegdscompilerclock tree synthesisarchitecturecommunication skills

📌 ASIC Physical Design & Implementation Lead (Bengaluru)
🏢 Advanced Micro Devices (AMD)
📍 Bengaluru