- Strong proficiency in Verilog/SystemVerilog RTL coding.
- Good understanding of digital design fundamentals, FSMs, pipelining, clock-domain crossing, and timing concepts.
- Experience in ASIC/FPGA design and development flows.
- Knowledge of synthesis, timing analysis, lint, and CDC tools.
- Solid debugging and problem-solving skills.