Design For Testability DFT (Bengaluru)

Design For Testability DFT (Bengaluru)

14 Oct
|
Tranzium Semi
|
Bengaluru

14 Oct

Tranzium Semi

Bengaluru

- DFT Architecture & Insertion: Develop and execute SoC-level DFT strategies, including scan chain insertion, boundary scan.
- Memory & Logic BIST: Design, integrate,
- ATPG & Pattern Generation
- Rule Compliance & Verification
- Timing Closure & Sign-off

Perks and advantages Provident fund, Health insurance

📌 Design For Testability DFT (Bengaluru)
🏢 Tranzium Semi
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design for testability dft (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: design for testability dft (bengaluru) / bengaluru