17 Oct
|
Velaura
|
Bengaluru
Role Overview
We are looking for a talented RTL Engineer to help build Velaura's next-generation Physical AI SoC, with a focus on the high-speed, low-power memory subsystem that feeds the chip.
In this role, you will work closely with architects, performance modelers, software engineers, verification engineers, physical design teams, and memory IP and PHY partners to transform innovative architectural concepts into production silicon. You will own significant portions of the memory subsystem design, contribute to microarchitectural decisions, and help deliver high-performance, power-productive hardware that enables the next generation of intelligent physical systems.
Physical AI workloads are memory-bound: bandwidth, latency, and power in the memory path directly gate what the chip can do. If pushing modern memory technologies to their limits at high speed and low power is the kind of problem you want to own, this role is for you.
n
Responsibilities
• Design, implement, and optimize RTL for the memory subsystem of the Velaura SoC, including memory controllers, fabric interfaces,
and the logic that integrates with external memory PHYs.
• Own memory controller and PHY integration, including controller-to-PHY interfaces such as DFI, initialization and training flows, calibration, and bring-up hooks.
• Drive high-speed, low-power design of the memory path, including timing closure at high data rates, power-state management such as self-refresh and power-down modes, clock and power gating, and DVFS interactions.
• Work with software teams to define hardware interfaces, memory maps, execution flows, and performance-critical interactions such as scheduling, prefetching, and quality of service.
• Analyze bandwidth, latency, and utilization bottlenecks in the memory path and propose architectural and implementation improvements.
• Optimize designs for performance, power, area, scalability, and reliability, including RAS features such as ECC and error reporting in
📌 RTL Engineer Memory Subsystem (Bengaluru)
🏢 Velaura
📍 Bengaluru