Job Description
Should have positive post silicon DFT bringup and debug experience.
Hands on in multi-vendor DFT tools.
Create test plan for complex ASICs and drive the DFT implementation.
Ability to guide people, multiplex many issues and set priorities.