Design For Test (Bengaluru)

Design For Test (Bengaluru)

18 Oct
|
Tranzium Semi
|
Bengaluru

18 Oct

Tranzium Semi

Bengaluru

Job highlights

- Experience in SoC-level DFT strategies including scan chain insertion and boundary scan
- Develop and execute DFT architecture, design Memory & Logic BIST, perform ATPG and pattern generation, ensure rule compliance and timing closure
- DFT Architecture & Insertion: Develop and execute SoC-level DFT strategies, including scan chain insertion, boundary scan.
- Memory & Logic BIST: Design, integrate,
- ATPG & Pattern Generation
- Rule Compliance & Verification
- Timing Closure & Sign-off

Perks and perks Provident fund, Health insurance

📌 Design For Test (Bengaluru)
🏢 Tranzium Semi
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design for test (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: design for test (bengaluru) / bengaluru