IP/SOC Design Verification Engineer (Hyderabad)

IP/SOC Design Verification Engineer (Hyderabad)

24 Oct
|
G.t.d Technologies
|
Hyderabad

24 Oct

G.t.d Technologies

Hyderabad

- IP verification Using SV/UVM
- Interconnect Protocols: .DDR/PCIe/Mipi/USB/ Ethernet/CXL/UCI/UFS
- High Speed Serial Interfaces: PCIe or UCIe or USB or Ethernet or UPF or DDR
- Coverage Closure: Code, Functional and Toggle
- Tools: Synopsys VCS or Cadence Incisive
- Technical Documentation: Testbench Specification, Test Plan Specification
- Positive exposure to Scripting skills like Perl or Python or Shell or TCL
- Bachelors in Electronics Engineering is a minimum requirement
- Masters in Electronics or Computer Science Engineering is an added advantage
- 8 to 15 years minimum
- Exposure to working in multi-national environment is required
- Excellent oral and written communication skills is a must.
- An attitude to learn and grow. Adaptability and flexibility are desired.

📌 IP/SOC Design Verification Engineer (Hyderabad)
🏢 G.t.d Technologies
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: ip/soc design verification engineer (hyderabad) / hyderabad

Subscribe to this job alert:

Get the latest job offers by email for: ip/soc design verification engineer (hyderabad) / hyderabad