This role is for one of Weekday’s clients

Min Experience: 4+ years
Location: Noida
JobType: full time

Independently own DFT for 2–3 hierarchical blocks: scan insertion, ATPG, pattern simulation and debug, and handoff of block patterns to the top level. Support DFT-mode timing closure and post-silicon debug.

Experience: 4 to 5 years. Must have taken at least 2 projects to tapeout with block-level DFT ownership.

Requirements

Desired Skills:
Scan insertion, scan compression and chain stitching at block level, with scan DRC debug and fixing. ATPG for stuck-at and transition (at-speed) fault models; meets coverage targets and analyses low-coverage causes (untestable, ATPG-untestable and aborted faults).
Pattern simulation with zero-delay and SDF-annotated (timing) gate-level simulation using VCS or Xcelium; debugs simulation failures.




MBIST insertion and verification for block memories; basic understanding of memory repair.
JTAG (IEEE 1149.1) and boundary scan; exposure to IJTAG (IEEE 1687) networks.
Writes DFT constraints for synthesis and STA in shift and capture modes, and supports DFT-mode timing closure.
Pattern retargeting from core to top level in a hierarchical DFT flow.
Generates patterns and delivers them to the ATE team; supports debug of failing patterns on silicon.
Hands-on with Tessent, TestMAX / DFT Compiler, or Modus.
Scripting in Tcl, Python or Perl. LBIST exposure is a plus.

Must-have skills

scan insertion, ATPG, Gate-level simulation

Positive-to-have skills

scan compression, chain stitching, scan DRC debug

📌 Sr Dft Engineer Noida
🏢 Weekday AI
📍 Noida