Job highlights

- You will ensure that the design meets frequency,power,and signoff targets across all required modes and corners
- Hands-on experience with STA tools such as PrimeTime or Tempus,and familiarity with implementation tools such as ICC2 or Innovus

Job Summary The Role and Impact As a CPU Senior Engineer, you will play a pivotal role in shaping the future of high-performance computing by driving the physical design implementation of cutting-edge CPU designs. You will ensure that the design meets frequency, power, and signoff targets across all required modes and corners. This role works across design, block timing, physical design, clocking, and integration teams to resolve critical timing issues, improve timing predictability, and support successful tapeout.

Key Responsibilities

- Drive top-level timing analysis and closure for CPU IP across implementation and signoff stages.
- Develop, review, and maintain timing constraints, MMMC scenarios, path budgets, and timing exceptions for top-level integration.
- Analyze and resolve setup, hold, clock gating, noise, and cross-block timing issues affecting CPU performance targets.
- Partner with RTL, block owners, physical design, and clock teams to close critical paths and improve timing convergence.
- Ensure correlation between block-level, top-level, and signoff timing environments, and track timing risks against project milestones.
- Develop scripts and methodology improvements to automate timing analysis, reporting, and closure efficiency.

Qualifications

Minimum Qualifications

- Bachelors degree in Electrical Engineering,



Electronics Engineering, or related field with 4+ years of hands-on experience OR Masters degree in a relevant field with 3+ years of hands-on experience with strong exposure to CPU or high-performance IP timing closure.
- Strong knowledge of static timing analysis, MMMC flows, timing constraints, OCV/derates, crosstalk, and timing exceptions.
- Hands-on experience with STA tools such as PrimeTime or Tempus, and familiarity with implementation tools such as ICC2 or Innovus.
- Proficiency in Tcl and at least one scripting language such as Python, Perl, or shell.
- Strong debugging, problem-solving, and cross-functional communication skills.

Preferred Qualifications

- Knowledge of scripting languages like Tcl, Perl, or Python for workflow automation in physical design.
- Proven ability to work effectively in dynamic, cross-geographical, and interdisciplinary teams.
- Enthusiasm for designing world-class CPUs that drive innovation and empower future technologies.

Job Type

- Experienced Hire

Work Model

This role will be eligible for our hybrid work model which allows employees to split their time between working in office at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.

Location

- Bangalore, India

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

📌 CPU Sr Timing Engineer (Bengaluru)
🏢 Intel
📍 Bengaluru