Design for Testibility (Bengaluru)

Design for Testibility (Bengaluru)

27 Oct
|
ElevarSoC Technologies
|
Bengaluru

27 Oct

ElevarSoC Technologies

Bengaluru

Hi ALL,

Greetings from ElevarSoC...

We are hiring for HW DFT Engineer with 4+Years of Experience for Bangalore location.

Notice Period : Immediate / 2 weeks preferred*

#Below the jd

Job Function

3-5 years of experience with Good DFT concepts in SCAN, ATPG and Simulations.

Positive exposure to Synth, ATPG tools (Mentor) : DRC & coverage analysis, Timing/no timing (VCS) simulations.

Anyone already worked for Qcomm/product company is preferable.

Candidate should be independent in handling the given task.

Mandatory Skills

ATPG trace (DRC), Stuck at and TDF Coverage Analysis

ATPG no timing and timing vector simulations

Apply Now!!!

Share your resume to [email protected]

#Hiring #Jobs #Bangalore #ElevarSoCTechnologies #SandeepPenumala #DFT # Engineer #ATPG #ScanInsertion

📌 Design for Testibility (Bengaluru)
🏢 ElevarSoC Technologies
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design for testibility (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: design for testibility (bengaluru) / bengaluru