Job Area: Engineering Group, Engineering Group > ASICS Engineering
General Summary
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products.
Qualcomm
Engineers collaborate with cross-functional groups to determine product execution path.
Minimum Qualifications
Bachelor's degree in Science, Engineering, or related field.
Experience: 2+ years of hands on experience in Synthesis and LEC
Job Role
Should have robust understanding and in-depth knowledge of Physical Synthesis and Synthesis methodologies with leading industry standard tools.
Experience with writing timing constraints for synthesis, STA, timing closure and pipelining at different levels for performance optimization and timing closure.
Experience in all aspects of timing closure for multi-clock domain designs.
Should be familiar with MCMM synthesis and optimization.
Should have positive understanding of low-power design implementation using UPF.
Experience with scripting language such as Perl/ Python, TCL.
Experience with different power optimization flows or technique such as clock gating.
Should be able to work independently with design, DFT and PD team for netlist delivery, timing constraints validation
Should be able to handle ECOs and formal verification and maintain high quality matrix
Skill Set
Python
Tcl
Fusion Compiler
Genus
LEC signoff tools
Verilog
VHDL
QoR optimization
Equivalence Checking