Location:

- Chennai

Education:

- B.E / B.Tech in ECE / EEE

Experience:

- 3 to 7 years

Brief JD:

- Development of FPGA logic for signal processing, control logic, or high-speed interfaces.

Detailed JD:

Job Description:

- Design and simulate FPGA logic using VHDL / Verilog.
- Develop and integrate IP cores for VPX/VME boards.
- Perform timing analysis, floorplanning, and optimization.
- Interface with embedded software and hardware teams.
- Support lab testing and verification on hardware platforms.

Professional Skills / Technical Knowledge:

- Experience with Xilinx (Vivado), Intel (Quartus), or Lattice toolchains.
- Strong understanding of timing closure, constraints, and protocols (PCIe, Ethernet).
- Hands-on with test benches, simulation tools.
- Defense and aerospace exposure is a robust plus.

Full Name *

Email Address *

Phone *

Years Of Experience *

Current CTC *

INR

Expected CTC *

INR

Notice Period *0 / 10

Reason For Change *

Upload Resume *

Choose File

No file chosen

Delete uploaded file

Please do not fill in this field.

📌 FPGA Engineer (Chennai)
🏢 cornet technology
📍 Chennai