Experience:
2 Years We are looking for passionate engineers skilled in digital design, logic development, and verification. If you have hands-on expertise in writing clean Verilog code and robust verification environments using SystemVerilog, we want to hear from you. Interested candidates, please share your updated resume to [email protected].