Lead FPGA Timing Characterization Silicon Design Engineer

Job Summary

We are seeking a highly motivated and experienced Senior Member of Technical Staff (SMTS) to lead the development, validation, silicon correlation, and release of FPGA timing models. The successful candidate will drive timing characterization methodologies, improve timing model quality and accuracy, collaborate across architecture, silicon design, STA, software, and validation teams, and ensure timely delivery of production-quality timing models that enable industry-leading FPGA implementation and timing analysis tools.

Responsibilities

- Establish comprehensive validation frameworks for FPGA timing library quality assessment.
- Drive root-cause analysis for timing discrepancies and model inaccuracies.
- Develop and maintain regression suites, DRC checks, and release signoff criteria.
- Drive characterization of FPGA resources
- Develop automation flows to improve FPGA timing quality
- Own planning and execution of Timing Library releases aligned with software release schedules.
- Perform QoR analysis on Vivado software and compare timing results across releases, speed grades, and device generations.
- Coordinate release readiness reviews and manage risk mitigation plans.
- Provide technical status updates to engineering leadership and product stakeholders.

Required Qualifications

- MTech or MS in Electronics Engineering.
- 10+ years of experience in FPGA design development implementation, timing analysis, Silicon characterization
- Strong understanding of:
- FPGA architecture and timing closure
- Static Timing Analysis (STA),



PVT variation and timing margins, OCV/POCV methodologies

- Experience with silicon characterization and model generation flows.
- Proficiency in scripting and automation using Python, Perl, Tcl, or similar languages.
- Solid debugging and root-cause analysis skills.
- Familiarity with large-scale flow automation and data analytics.
- Experience with Vivado or Quartus FPGA tools
- Knowledge of silicon correlation and statistical timing techniques.
- Experience leading cross-functional technical initiatives.

Expectations

- Serve as the technical authority for FPGA timing library methodologies and releases.
- Drive improvements in prediction accuracy, release quality, and characterization productivity.
- Influence roadmaps, timing methodologies, and next-generation FPGA timing modeling strategies.
- Mentor engineers and establish engineering best practices across the organization.
- Lead technically challenging projects with significant product and customer impact.

Success Metrics

- On-time delivery of timing library releases.
- Silicon correlation accuracy improvement.
- Reduction in customer timing escapes.
- Improved QoR consistency across releases.
- Increased automation and productivity of characterization flows.
- Successful execution of strategic timing-modeling initiatives.

Disclaimer: This job posting and Location has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

📌 Lead FPGA Timing & Characterization Silicon Design Engineer (Hyderabad)
🏢 Advanced Micro Devices (AMD)
📍 Hyderabad