We are preferably looking for below skills:
TSMC 16/12nm,7nm,5nm,3nm and below (other foundries are also fine like Intel, Samsung, GF). Preferably TSMC 5nm/3nm experience.
Responsible for Design and development of critical analog, mixed-signal, custom digital block and full chip level integration support.
Verification flows - LVS/DRC/DFM/Antenna check/EMIR experience.
Responsible for on-time delivery of block-level layouts of acceptable quality.
Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must.
BE or MTech in Electronics/VLSI Engineering
Valuable communications skills as we work with cross-functional teams.
Share the profiles who have valuable hands-on experience in recent times on lowers nodes.
TM should work independently.
If a candidate has HBM experience, it is an added advantage. Analog blocks like Regulators/Charge pumps/Power Management etc.
📌 Analog Layout Hyderabad (India)
🏢 Modernize Chip Solutions (MCS)
📍 India
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.