Develop ASIC verification plans and UVM testbenches; build directed and constrained-random tests; debug failures with RTL teams; track functional/code coverage; automate regressions; document exclusions, risks and verification sign-off evidence. Required Candidate profile Verify the functional behavior of ASIC or SoC components before implementation milestones. Build reusable verification environments and use evidence from tests and coverage to identify remaining risk.