Job highlights

- Bachelor's/Master's/PhD in Electrical/Electronics Engineering with 6+ years and up to 20+ years experience in Physical Design and timing signoff for advanced SoCs
- Lead silicon development lifecycle including architecture, RTL, integration, physical design, verification, and tapeout; manage multi-site teams; drive design closure and signoff; engage with customers and cross-functional teams

Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering

Job Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next generation experiences and drives digital transformation to help create a smarter, connected future for all. As an ASIC Design Manager (Principal / Director-Level) in the Custom Silicon Group, you will lead the development and delivery of next-generation, high-performance SoCs from concept to tapeout. You will be responsible for driving the complete silicon development lifecycle, spanning architecture, RTL design, integration, physical design, verification, silicon bring-up, and production readiness.

In addition to providing technical and organizational leadership, you will serve as a key customer-facing engineering leader, partnering with strategic customers and stakeholders to translate business requirements into successful silicon solutions.

You will lead a team of engineers and work closely with cross-functional groups across geographies - including RTL design, verification, CAD, and integration teams. Your role will be pivotal in shaping the physical design strategy, ensuring design convergence, and maintaining signoff integrity across timing, power, and area metrics.

Responsibilities

- Demonstrate proven experience in executing responsibilities across multiple sites.
- Lead and manage a team across multiple functions.




- Design closure and tapeout expertise in advanced technology nodes.
- Complete ownership of PnR implementation, including Floor planning, Placement, CTS, and post-route activities on the cutting-edge nodes.
- Possess mandatory signoff knowledge, including STA, Power Analysis, FV, Low Power Verification and PV.
- Collaborate effectively to resolve issues related to constraints validation, verification, STA, Physical Design and tapeout
- Understand deep sub-micron design challenges, including leakage power, signal integrity, and DFM.
- Support pre-sales and business development activities by evaluating technical feasibility and providing design expertise.
- Provide technical leadership during design reviews and executive-level customer engagements.
- Drive resolution of customer-reported issues by coordinating across design, verification, firmware, software, and validation teams.

Minimum Qualifications

- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 8+ years of Hardware Engineering or related work experience.
- Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 7+ years of Hardware Engineering or related work experience.
- PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.
- Bachelor's or Masters degree in Electrical/Electronics Engineering and 20+ years of Hardware/VLSI Engineering specializing in Physical Design and timing signoff for high-speed SoCs.

Preferred Qualifications

- Excellent hands-onexperience on Floor planning, PnR and STA flows
- Valuable knowledge of Placement/Clock Tree Synthesis (CTS), Low Power/High Performance optimization etc.
- Thorough understanding of signoff domains LEC/CLP/PDN etc.
- 18+ years of experience with Physical Design and timing signoff expertise in latest tech nodes (e.g., 2nm/3nm/4nm/5nm)

📌 Director, Physical Design (Custom Silicon Group) (Bengaluru)
🏢 Qualcomm
📍 Bengaluru